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This thesis focuses on the design and implementation of Micro-Electro-Mechanical-
System (MEMS) oscillating accelerometer, including MEMS sensor and Comple-
mentary Metal-Oxide-Silicon Field-Eect-Transistor (CMOS) readout circuit. The
work focuses on improving bias-instability and resolution of the oscillating ac-
celerometer. The mechanism which causes the unexpected 1=f 3 phase noise in
the oscillator circuit and the amplitude-stiness (A-S) eect are analyzed with the
phase noise model of the MEMS oscillator circuit. The 1=f 2 phase noise is predict-
ed by adopting Liner-Time-Invariant (LTI) model assuming the oscillator circuit is
a linear system when the amplitude is stabilized.
A high performance fully-dierential oscillation sustaining circuit for the MEM-
S silicon oscillating accelerometer (SOA) is designed based on the phase noise dis-
cussion derived from A-S eect and LTI model. A continuous-time dierential
front-end amplier consisting of a capacitance-to-voltage sense interface and a d-
ierentiator is proposed to extract both information of displacement and velocity
of the vibrating beam of MEMS resonator. The velocity signal is fed back to drive
MEMS resonator to fulll phase requirement for oscillation. The amplitude of the
displacement output is precisely controlled by low icker noise automatic amplitude
control (AAC) circuit to prevent the resonation of the MEMS sensor from entering
vii
SUMMARY
strong nonlinear region. The AAC circuit is designed to have low icker noise so
that the A-S eect can be minimized. The low icker noise is achieved by suppress-
ing both additive and multiplicative components through chopper stabilization and
current source free circuit, respectively.
The frequency of oscillator circuit that represents acceleration is demodulated
and digitized by a frequency measurement circuit. The frequency measurement
circuit utilized time-domain  modulator which has inherent rst-order quanti-
zation noise shaping property. Both eects and requirements of quantization noise
and frequency noise of clock are analyzed to ensure the noise of the frequency
measurement circuit is below the oscillator circuit.
The complete accelerometer provides a bias-instability of 0:4g, a bias-stability
of 4:13g and a noise oor of 1:2g=
p
Hz from analog output, and a bias-instability
of 2g, a bias-stability of 13:2g and a noise oor of 2:6g=
p
Hz from digital
output. The scale factor and full scale range of the accelerometer are 280Hz=g
and 20g. The readout circuit chip is implemented in 0:35m standard CMOS
technology and consumes 4:37mW under 1:5V supply.
An ultra-low power SOA is also designed based on the phase noise discussion
derived from LTI model. The implementation is optimized for low power consump-
tion while still maintaining similar acceleration noise performance. The oscillation
sustaining circuit employs pierce oscillator circuit and the AAC circuit is imple-
mented by a variable gain amplier based amplitude detector. The design achieves
a bias-instability of 4g, a bias-stability of 23g and a noise oor of 10g=
p
Hz.
The structure of the MEMS sensor shares the same design but is modied for a
larger full scale range. The readout circuit chip is implemented in 0:35m standard




AAC automatic amplitude control
ADC analog-to-digital converter
AVF alternating voltage follower
CDS correlated double sampling
CL closed-loop
CMFB common mode feedback
CMOS complementary metal-oxide-semiconductor
CSA charge sensitive amplier
CT continuous time
D2S dierential to single-ended
DETF double-ended-tuning-fork
DSP digital signal processing
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EAM electro-mechanical amplitude modulation
FDC frequency-to-digital converter
FM frequency modulation
FPGA eld-programmable gate array
IMU inertial measurement unit
INS inertial navigation system
ISF impulse sensitive function
LTI linear time invariant
LTV linear time variant
MEMS micro-electro-mechanical system
NEF noise eciency factor
OL open-loop
OTA operational trans-conductance amplier
PCB printed circuit board
PLL phase locked loop
PM phase modulation







SOA silicon oscillating accelerometer
SOI silicon-on-insulator




VGA variable gain amplier
VRW velocity random walk
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Micro-Electro-Mechanical-Systems (MEMS) technology has been developing
repidly in recent years. It enables miniaturization, mass production and cost re-
duction of traditional bulky sensors. Compared with traditional sensors, MEMS
sensors have much lower power consumption and smaller volume, while achieving
comparable performance. The MEMS sensors have diverse categories across dier-
ent domains, including oscillators, micro-uidics, optical sensors, micro-displays,
inertial sensors, microphones, pressure sensors, ink-jet heads and so on. Among
them, inertial sensors that include acceleration sensor (accelerometer) and angular
velocity sensor (gyroscope) are one of the most popular devices.
The measurements provided by accelerometers and gyroscopes are used to
track the position and orientation of an object. An Inertial Measurement Unit
(IMU) can be built with these two inertial sensors. The IMU usually contains
three accelerometers and gyroscopes which are aligned orthogonally, as shown in
1
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Fig. 1.1: Simplied model of an IMU system.
Fig. 1.1. The acceleration sensors measure the linear acceleration of the objects,
from which the velocity and position information can be calculated. At the same
time, the gyroscopes measure the rotation of the objects.
The inertial sensors are used in numerous applications. In inertial navigation
systems which are used widely in aeronautics, aircrafts, ships, automobiles and
defense, the sensors require optimum performance in terms of accuracy, full scale
range, drift, noise and temperature eects. Since the inertial navigation system
does not depend on external information and transmit information, it is more
immune to interferences and has better concealment. There are also applications
that require the sensors to have low cost, small size and low power consumption
rather than performance. These applications include medical applications which
2
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monitor the activity and health of humans and animals, and consumer electronics,
for example, smart phone and gaming.
1.2 Motivation
There are many performance parameters that are specied for accelerometers
by the inertial navigation applications, as shown in Table 1.1 from [2]. When the
full scale range of the accelerometer is satised, the bias-stability and white noise
are of the prime concerns among these parameters. The bias-stability is a measure
of the error near DC. Because the velocity and the position are obtained by inte-
grating acceleration, the DC error increases along with time. Thus this parameter
is required to be extremely low, typically on the order of 1g. On the other hand,
the white noise determines the accuracy of the acceleration measurement, typically
on the order of 1g=
p
Hz.
The bias-stability and white noise performances of existing accelerometers are
able to approach the requirements for inertial navigation applications. However,
they are achieved by sacricing the full scale range of the accelerometer. There are
two main categories of accelerometers, namely capacitive accelerometers and oscil-
lating accelerometers. Their dierences and existing works are reviewed in Chapter
2. The full scale range of a typical capacitive accelerometer which is reported in
[10] is within 1:15g while the largest full scale range is reported as 15g in [11]. Os-
cillating accelerometers, on the contrast, achieve larger full scale range. However,
the bias drift and white noise performances cannot meet navigation specications.
This target of this this work is to design a MEMS oscillating accelerometer
to fulll navigation application requirements in terms of bias-stability and white
3
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noise while also satisfying the full scale range specication. The full scale range
of the accelerometer is achieved by mechanical design of the sensor; while the bias
drift and white noise performance are achieved by readout circuit design.





Long-Term Stability* g 1 - 100 1
Short-Term Stability** g 1 - 5 0.5
 Scale Factor
Long-Term Stability* ppm 1 - 100 10
Short-Term Stability** ppm 1 - 5 5
 VRW m=s=ph 4.27e-3 - 9.14e-3 4.27e-4
 White Noise g=ph 10 - 22 1
 Bandwidth Hz 100 -
 full scale range g 15 - 120 2
 Peak Shock g 70 - 170 -
*Long-term stability = 1 over 90 days
*Short-term stability = 1 over 10 hours
1.3 Chapter organization
This thesis is organized as follows:
Chapter 2 is the literature reviews of previous MEMS accelerometer and MEM-
S oscillator designs. It provides the comparison between two dierent sensing
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schemes. At the same time, it also discusses the similarities and dierences with
MEMS oscillator.
Chapter 3 describes the development of the equivalent electrical model for
MEMS sensor, which is used for system simulation with readout circuit. The de-
sign of the Double-Ended-Tuning-Fork (DETF) MEMS sensor is also discussed.
Although the MEMS sensor design is not within the scope of this thesis, the un-
derstanding of the MEMS sensor provides the basis for the functional mechanism
of the resonant sensor. And it also discusses the characteristics such as nonlinearity
and temperature eects.
Chapter 4 deals with phase noise modeling of the oscillation sustaining circuit
for the MEMS oscillating accelerometer, which can also be applied to MEMS based
oscillator. Since SOAs are essentially oscillators, the performance can be eventually
characterized by phase noise. A phase noise model that combines both amplitude-
stiness eect and linear time invariant model to precisely analyze the phase noise
contributions in both 1=f 3 and 1=f 2 regions is proposed. The model also provides
the guidelines for SOA readout circuit design.
Chapter 5 describes the design of the oscillation sustaining circuit in the MEMS
oscillating accelerometer based on the proposed phase noise model. The design
is focused on the optimization of 1=f 3 phase noise by classifying dierent 1=f
noise impacts and applying corresponding circuit techniques. Meanwhile, 1=f 2
phase noise is optimized by front-end sense interface design proposed by my group
members.
Chapter 6 deals with the design of the on-chip frequency measurement circuit
which is used to digitized the frequency output for interface purposes. The proposed
frequency measurement circuit, as well as the comparison among dierent methods,
5
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is discussed in detail. Both quantization noise and clock noise requirements are
analyzed.
Chapter 7 describes the design of the ultra-low power MEMS oscillating os-
cillator accelerometer. The ultra-low power consumption is achieved by modifying
pierce oscillator circuit, compromising noise performance and operating circuit in
sub-threshold region.
Chapter 8 presents the measured results of the fabricated MEMS oscillating
accelerometers with discussions and comparison.
Chapter 9 states the contributions of this thesis and discusses the future work.
6
Chapter 2
Literature Review on MEMS
Accelerometer
2.1 Background
There are mainly three types of MEMS accelerometer, which are based on
piezo-resistive sensing, capacitive sensing and resonant frequency sensing mech-
anisms, respectively. The material parameters of piezo-resistive sensors limit its
linearity and resolution, such that it is seldom used in commercial products. The
capacitive sensor is the most well studied due to its simple operation mechanism
and mature  readout circuit. While there are only a few studies about MEM-
S oscillating accelerometers, in particular oscillating accelerometers with CMOS
readout circuit.
7
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Fig. 2.1: MEMS capacitive accelerometer model (open-loop structure).
2.2 Silicon MEMS capacitive accelerometer
The mainstream of published MEMS accelerometers with CMOS readout cir-
cuits are based on capacitive sensing mechanism. Fig. 2.1 shows the system of
the capacitive accelerometers that is used in the open-loop sensing structures. The
sensor consists of the proof mass that is connected to the frame system through
a spring, and the sense capacitor CS formed between the xed electrode and the
proof mass. The sense capacitance is given by
CS = A=d (2.1)
where  is the electrical permittivity in the gap of sensor, A is the overlap area
and d is the gap between the electrodes. When there is no acceleration, CS = C0.
When the proof mass is undergoing acceleration, the proof mass will be stabilized
at a new displacement where the elastic force of spring equals to m _a, and the
capacitance becomes CS = C0 + C. The sense capacitance in Fig. 2.1 changes
8
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relative to the d. Thus the linearity of C against d in such a case is normally
poor. On the contrary, capacitance that changes relatively to A exhibits much
better linearity. However, the total capacitance is smaller for the same area.
There are two ways to measure the sense capacitance change, namely the open-
loop and closed-loop structures. The open-loop structures as shown in Fig. 2.1 are
widely used in consumer electronics due to its simplicity, low power and low cost.
The proof mass is connected to a voltage bias, Vp, and the capacitance change is
detected by a sense amplier. However, as it is mentioned above, the capacitance
change is relative to d and hence nonlinear, which limits the accelerometer's input
dynamic range and linearity. The accelerometers using open-loop structures are
reported in [12{18]. The sense interface in [13] is based on continuous-time voltage
sensing architecture; while all others are based on switched-capacitor charge sensing
architectures. Although [14] and [15] show very high dynamic range of around
120dB, but they are not measured together with MEMS sensor. The best white
acceleration noise oor is 13g=
p
Hz with only 1g full scale range as reported
in [18]. Besides, although icker noise of the readout circuits is claimed to be
attenuated by correlated double sampling (CDS), yet none of these works report
bias-instability performances.
To improve the input range and linearity of the capacitive accelerometer,
closed-loop structures are proposed as shown in Fig. 2.2. CS is still used to sense
the input acceleration. Another capacitance, CD is added so that the feedback
actuation force can be applied to balance the input force. In such an arrangemen-
t, the proof mass is always kept at its original position. This structure is called
force re-balanced accelerometer. The simplied block diagram is shown in Fig. 2.3
[1]. The amplier is employed by a charge-sensitive-amplier (CSA) to convert the
9
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Fig. 2.2: MEMS capacitive accelerometer model (closed-loop structure).
Fig. 2.3: Simplied system block diagram of the closed-loop structure [1].
change of capacitances into voltage. Then the signal is digitized by a  mod-
ulator (SDM). The output is fed back to CD to generate electro-static force and
closes the loop. Since the sensor is treated as the rst-stage lter in the feed for-
ward path, the entire structure becomes a high order  modulator. Although it
provides larger input range and better linearity than open-loop structures, yet the
mechanical force balancing requires much higher power dissipation. The capacitive
accelerometers employing closed-loop structure have been reported in [1, 10, 11, 19{
21]. The state-of-the-art performance of capacitive accelerometers reported so far
10
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achieve 1g bias-instability and 2g=
p
Hz noise oor for a full scale range of 15 g
[11]. However, partial circuits are implemented on FPGA, which makes its power
consumption to be 100mW . The work in [1] is fully implemented on-chip with 2g
bias-instability and 4g=
p
Hz noise oor. The work in [21] achieves lowest noise
oor of 200ng=
p
Hz, but with poor bias-instability of 18g with 1:2g full range.
Table 2.1 summarizes the key performance parameters of the silicon MEMS
capacitive accelerometers with or partially with CMOS readout circuit.
Table 2.1: PERFORMANCE SUMMARY OF MEMS CAPACITIVE ACCELEROMETERS (A-
SIC)
[18] [19] [1] [11] [10] [21]
Process(m) 0.5 0.5 0.5 - 0.35 0.5
Supply (V) 5 5 3 - 3 7
Full scale range (g) 1 - 0:5 15 1:15 1:2
Power (mW) 45 13 4.5 100 3.6 23
Bias instability (g) - - 8 1 13 18
Noise oor (g=
p
Hz) 13 150 4 2 2 0.2
Sense interface OL CL 4th CL CL 5th CL CL 5th
architecture SC order   order   order 
2.3 Silicon MEMS oscillating accelerometer
Fig. 2.4 shows the concept of the MEMS oscillating accelerometer. The MEM-
S sensor consists of a proof mass and two resonators on opposite sides. As shown
in the gure, undergoing input acceleration, axial forces are created on the two
resonant beams and change the stiness of the material and hence the resonant
11
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Fig. 2.4: MEMS resonant accelerometer model.
frequencies. There is always one resonant beam experiencing tensile force, while
the other experiencing compressive force. As a result, the changes in resonant fre-
quencies are in opposite directions. To the rst-order approximation, the resonant
frequency change is proportional to the input acceleration [2]. The oscillating ac-
celerometer is essentially based on force sensing through the resonant frequency,
and is usually called silicon oscillating accelerometer (SOA) or resonant accelerom-
eter (SRA). In this work, we use SOA hereafter.
The readout circuit of the SOA is based on MEMS oscillator, as shown in Fig.
2.5. Two oscillators are formed with the two resonators. The MEMS resonator
has two sets of electrodes, CS and CD. CS is used to sense the capacitance change
of the sensing electrode; while CD is to convert the feedback electrical signal to
12
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Fig. 2.5: Simplied MEMS oscillator readout circuit for SOA (one channel).
electrostatic force to drive the resonant beam and sustain oscillation. The mechan-
ical resonation is thus converted to electrical oscillation. Thereby the dierence of
the frequencies from the two MEMS oscillators is the representative of the input
acceleration. The SOA can also be considered as a frequency modulated (FM) ac-
celerometer. Compared with capacitive accelerometers, the advantages of the SOA
can be summarized as follows,
1) The acceleration loads the resonant beam axially, thus large full scale range can
be achieved.
2) The high quality factor of the MEMS resonator under vacuum substantially
reduces the oscillator phase noise and provides high stability.
3) The SOA has a dierential structure, which doubles the acceleration sensitivity
and also rejects common mode input noise, such as the noise in bias voltages
and temperature drift.
13
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So far only a few SOAs have been reported [7, 22{30]. [26] implements an
oscillator circuit in which the gain of the front-end amplier can be tuned according
to the oscillation amplitude. However, tunable gain of front-end amplier is not an
optimal amplitude control method as discussed in Chapter 5.1. Thus it reports a
bias-instability performance of 15:8mg, which is rather high. A low power SOA in
[22] uses pierce oscillator circuit to minimize power consumption. The oscillation
amplitude control is implemented using a transistor operating in deep-subthreshold
region as feedback. The SOA consumes only 21:6W , but at the expense of high
noise oor of 360g=
p
Hz due to nonlinear amplitude limiting method.
The work in [7, 24, 25, 27, 29] insert comparators or hard-limiters after the
front-end amplier. Since the outputs of the comparators are always at VDD
or GND, the oscillation amplitude information is lost. Therefore, the amplitude
path of the oscillator circuit is in open-loop, which will deteriorate bias-instability
performance. [25] reports a bias-instability of 50g. [7] and [29] report acceleration




Hz, respectively. The work in [27]
achieves an acceleration noise density oor of 0:15g=
p
Hz, which is the lowest
noise oor in the existing works; however it is beneted from very large scale factor
of 9; 600Hz=g and extremely low full scale range of 0:05g, which is not sucient
for navigation applications. The bias-instability reported in [24] is 5:2g.
Besides the conventional oscillation sustaining circuit, phase-locked loop (PLL)
is employed inside the oscillator in [28, 30]. The phase of the oscillation signal
is tracked by PLL while the amplitude of the oscillation signal is controlled by
additional amplitude limiting method. Both works are implemented by discrete
components. The full scale ranges reported in [30] and [28] are both 10g. [28]
achieves a 6g bias-instability with thermal compensation. Although it claims an
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improvement of bias error from 525g to 3g that is benecial from the thermal
compensation, yet the measured result in the the paper is 3 order of magnitude
higher than the claim.
Since the oscillator circuit with PLL may not lock at the start-up stage where
the oscillation signal has not been established, conventional oscillator circuit still
has advantages in terms of stable oscillation. To overcome the shortcomings in
[26], the work in [23] employs an automatic amplitude control circuit which is after
the output node. This approach is discussed in Chapter 5.1. It achieves a bias-
instability of 4g and an acceleration noise oor of 20g=
p
Hz with a 20g full
range.
The performance of the previously reported SOA works are summarized in
Table 2.2.
15
CHAPTER 2. Literature Review on MEMS Accelerometer
Table 2.2: PERFORMANCE SUMMARY OF the MEMS SOA
Parameter [26] [22] [27] [28] [23]
Process(m) - 0.15 - - 0.35
Supply (V) - 1.8 - - 3.3
Full scale range (g) 1 1 0:05 20 20
(design) (design)
Power (mW) - 0.0216 - - 23.1
Bias instability 1580 1000 - 6 4
(g)





Tunable Pierce FE with OSC with SC FE
gain FE OSC COMP PLL with AAC








This chapter introduces the basics of sensor of MEMS SOA. The mechanism
of acceleration sensing is discussed. Then conversion from mechanical signal to
electrical signal is explained and the equivalent electrical circuit is provided. The
eects of parasitic capacitance are investigated and proven by simulations. At last,
the design parameters of the sensor of MEMS SOA in this work is shown.
3.1 Sense principle
A SOA measures the frequency changes when it is undertaking acceleration.
Fig. 3.1 shows the simplied schematic diagram of a complete MEMS SOA system.
The MEMS accelerometer consists of a proof mass and two resonators on opposite
sides. When acceleration is applied, the proof mass creates two tensile/compressive
17
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Fig. 3.1: Simplied model of a complete MEMS SOA system.
forces F1 and F2 on the two resonators and changes their stiness and resonant
frequencies in opposite directions.
During this process, the acceleration is modulated to the resonant frequencies
of the resonators, thus it is necessary to extract the resonant frequencies and then
demodulate them. The two resonators are embedded in two respective oscillation
sustaining circuits. The frequencies of the outputs of the two oscillators, f1 and f2,
are then measured with their respective frequency measurement circuits, such as
counter, phase locked loop and so on. The dierence between f1 and f2 represents
18
CHAPTER 3. MEMS Silicon Oscillating Accelerometer Sensor Design
the acceleration.
As the acceleration applies loads on resonant beams axially, the displacement
change of the proof mass is much smaller than that of capacitive accelerometers.
Although the translation from acceleration to frequency is also nonlinear, yet the
nonlinearity can be suppressed by proper designs. Therefore, the linearity and the
full scale range of the SOA is much better than the capacitive accelerometers.
However, the resonant frequency of resonators are not only sensitive to accel-
eration. The environment changes, such as biasing voltage of the MEMS sensor,
residual stress and temperature drift, also have impacts. Thus two resonators are
usually designed to form a dierential function. In an ideal case, the two res-
onators are the same, which can completely attenuate the environmental impacts.
Although in practice there are always mismatches, the dierential structure can
still cancel the impact to rst order.
3.2 Mechanical analysis of resonant beam
The sensor core of the SOA is the resonator which consists of resonant beam
and its associated actuator. The resonator is made of double-ended-tuning-fork
structure, where the two ends of the beam are clamped. The dimensions and
material of the beam determines the resonator's natural frequency and frequency
sensitive to axial load.
Fig. 3.2 shows the model to analyze the vibration of the beam. L is the beam
length, mi and yi are the mass at position i and length to the left clamped end, w
is the deection of the beam. The dierential equation which describes the motion
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Fig. 3.2: Beam model of DETF structure for vibration analysis.















= P (y) (3.1)
where E is Young's modulus of the material, I is the inertial momentum of the
beam's cross-section, F is the axial load applied to the beam,  is the density of
the material, A is the cross-sectional area and P is the transverse force applied to
the beam. In the case of zero force, P is zero everywhere except the position where
the mass locates.
The solution of the above dierential equation is shown in [32]. The relation















where m is the mass of the beam, f and f0 are the loaded and unloaded resonant
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frequencies, respectively. This equation implies the conversion from the axial load
or input acceleration to frequency is nonlinear, as shown in Fig. 3.3.
Fig. 3.3: Relationship of resonator frequency against acceleration [2].
3.3 Micro-leverage force amplier
To improve the sensitivity of the accelerometer, which is the scale factor, one
method is to optimize the structure design of the resonator. At the same time,
increasing the axial load is another ecient way. The axial load is the product
of the input acceleration and the mass of proof mass, thus a larger proof mass is
always benecial. However, due to the limit area of the accelerometer, the proof
mass cannot be indenitely large. Hence, micro-leverage force amplier is employed
in [34].
Fig. 3.4 shows the illustration diagram of a micro-leverage force amplier. Fin,
which is the inertial force from the proof mass, is the input force of the leverage;
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Fig. 3.4: Model of micro-leverage system.
while Fout, which is the axial load applied on resonant beam, is the output force
of the leverage. The amplication factor is dened as the ratio of Fout=Fin. By
applying the micro-leverage force amplier, the axial load applied on resonant beam
can be signicantly increased as well as the scale factor.
3.4 Electrostatic Actuation
To extract the resonant frequency of the resonant beam, it is usually excited by
electrostatically. This concept has been reported in [35][36]. The purpose of elec-
trostatic actuation is convert mechanical information such as force, displacement
and velocity to electrical power such as voltage and current, and vice versa.
The process of electrostatic actuation can be separated into two steps, voltage
22
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Fig. 3.5: Illustration diagram of electrostatic actuation
to electrostatic force and motion of the resonant beam to current. Fig. 3.5 (a)
shows the illustration diagram of conversion from voltage to electrostatic force.





where Vp is the voltage across the capacitor. By take the derivative of the energy












When Vp is a combination of DC and AC voltage, the AC component of the elec-
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trostatic force is
FAC = F (VDC + VAC)  F (VDC) = dC
dx
VDCVAC (3.5)
The excitation force applied on the beam enables the beam to start vibration.
The conversion from the excitation force to the mode of vibration is a second order
system which is determined by the physical parameters of the the beam.
The last step is to convert motion to current, which is shown in Fig. 3.5 (b).
During the vibration of the beam, the capacitance between the two electrodes also











The total sense current is actually a combination of two terms. In the case that the
sense node is virtual grounded, the second term can be eliminated. Otherwise the
second term will also generate electrostatic force which is in the opposite direction
to the excitation force and aect the mode of vibration.
3.5 Equivalent electrical network
Since the resonator is a complex second order system, it is dicult to be sim-
ulated together with electrical circuit. Thus it is usually replaced by an equivalent
electrical network.
The equivalent electrical network is shown as a RLC circuit in Fig. 3.6, with
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Fig. 3.6: Schematic of equivalent electrical network

















where  is the damping ratio, andMeff andKeff are the eective mass and eective
stiness of the resonant beam, respectively.
The damping ratio, , is a combination of structural damping and uid damp-
ing in a high vacuum environment [37]. The structural damping arises from vis-
coelastic strain in the mechanical element, and it's proportional to the amplitude
of vibration. To simplify analysis, it is usually assumed to be a constant [38]. The
uid damping is determined by the quality of vacuum in the sensor. Thus the
damping ratio is usually measured through experiment.
In Fig. 3.6, the capacitance between drive and sense electrode is denoted as
Cf . It provides another path from drive to sense signal. Unlike the second order
RLC circuit which has frequency selection characteristic, Cf behaves as a high-pass
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Fig. 3.7: Model of (a) the MEMS accelerometer sensor and (b) the resonator
lter. The impact of Cf is mainly on the white phase noise of the oscillator output,
which will be discussed in detail in the Chapter 4.
3.6 SOA sensor design
The MEMS sensor is designed in [39] by Nanjing University of Science and
Technology (NJUST), as shown in Fig. 3.7 (a). The proof mass is placed at the
center of the sensor. Two resonators are connected on opposite sides through the
micro-leverage amplier. The structure of the resonator is shown in Fig. 3.7 (b). It
is based on DETF, but the center of the two beams are connected together to realize
fully dierential drive and sense functionality. The drive and sense capacitors use
comb structure instead of parallel plate structure because it provides much better
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linearity between change of capacitance and displacement of the resonant beam.
At the same time, Eq. 3.5 and 3.6 imply that both drive voltage-to-force and sense
motion-to-current translates are proportional to dC=dx.
Equation 3.2 shows that when f0 increases, SF always decreases, and vice
versa. To improve the linearity and full range of the accelerometer, one can make f0
to be larger at the cost of decreasing SF. However, a large SF is always preferable to
reduce the electrical noise from readout circuit. Hence the accelerometer design is a
compromise among f0, SF, linearity and full scale range. The measured functional
parameters and the equivalent electrical network parameters of the accelerometers
are summarized in Table 3.1.
Table 3.1: ELECTRICAL PARAMETERS OF THE SENSOR OF MEMS SOA
Function Parameter




Full scale range 20g
Mechanical bandwidth > 1kHz
Quality factor, Q 30; 000






The MEMS sensor is fabricated in 80m silicon-on-insulator (SOI) bulk pro-
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Fig. 3.8: Cross-section view of the MEMS accelerometer
cess. The device cross-section is shown in Fig. 3.8. Thick device is designed
such that the SF can be maximized and lower mechanical Brownian noise can be
achieved. Wafer-level vacuum packing technique [40] is employed, to reduce the
impact of uid damping and enhance the quality factor which is a key parameter
for the spectrum cleanness of oscillation signal. To reduce temperature sensitivity,
other than the dierential resonator design, the frame structure connected to the
DETF is xed on the base to release the unwanted stress between the anchors and
substrate. The dimensions of the accelerometer are listed in Table 3.2.
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Resonant beam length/width 1000m=8m
Accelerometer
Proof mass 0:8mg
Proof mass area 8:32mm2




Phase Noise Theory and Noise
Model of MEMS Accelerometer
The noise performance of the SOA is characterized by bias-stability, bias-
instability and acceleration noise oor, where the acceleration noise can be inferred
from the frequency noise of the oscillator circuit. The bias-stability performance
is mainly dominated by the temperature drift. In an ideal case, the two channels
in the SOA are matched. The temperature drift appears as a common-mode error,
which can be suppressed by the dierential sensor structure to the rst order.
In practice, the eectiveness of the suppression depends on mismatch of the two
oscillators. Either o- or on-chip temperature compensation is always needed. Thus
the frequency noise or phase noise determines the ultimate noise performance of the
SOA. This chapter introduces the theoretical basis of phase noise and elaborates
the contributions of all noise sources in the oscillator circuit. At rst, two of the
most recognized phase noise models are reviewed. To overcome their limitations,
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Fig. 4.1: Phase noise in an oscillator.
the noise model of the MEMS accelerometer is investigated.
4.1 Phase noise basics
For an ideal oscillator, the spectrum is an impulse. However, the spectrum
of practical oscillator always has "skirts" around center frequency (Fig. 4.1). To
calculate the sideband noise, we rst express the output of a stable oscillator as
v(t) = A(t) cos[!0t+ ] (4.1)
where A is the amplitude, !0 is the frequency and  is the phase oset. In practice,
A and  are functions of time. So the equation can be further decomposed into
v(t) = A(t) cos[!0t+ (t)]
= A0[1 + (t)] cos[!0t+ (t)]
 A0[cos(!0t) + (t) cos(!0t) + (t) sin(!0t)]:
(4.2)
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Fig. 4.2: Linear oscillatory system.
where (t) is the changing term in A with respect to time. The above equation
indicates that the amplitude variation is caused by in-phase component and the
phase variation is caused by quadrature component. The amplitude variation is
always limited by saturation or other amplitude control mechanism, and thus ig-
nored in practical cases. On the other hand, the phase noise is unbounded and will
accumulate over time. The sideband noise is dominated by the phase variation and
thus known as phase noise. For a MEMS oscillator which is used as frequency refer-
ence or time reference, high phase noise indicates that the frequency uctuation is
large. In MEMS accelerometer, the output frequency directly represents the input
acceleration. Thus, high phase noise will corrupt the acceleration information.
4.2 Linear time-invariant model
The Linear Time-Invariant (LTI) model was derived from a linear frequency
domain transfer function [41][3]. It is assumed that the oscillation amplitude of the
oscillator is very small, thus making the linear approximation valid. The oscillator
can be considered as a negative feedback system and the noise source can be treated
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Fig. 4.3: Sideband noise shaping in an oscillator [3].
The system oscillates at ! = !0 when the transfer function equals to innity
or H(s) =  1. When frequency deviates slightly from the oscillating frequency,
! = !0 +!, the open loop transfer function can be approximated as
H(j!)  H(j!0) + !dH
d!
: (4.4)















 1, Equation (4.5) is approximated to
Y
X




The above equation implies that the sideband input noise is multiplied by (! dH
d!
) 1
when it is observed at sideband of the output. In terms of power spectral density,
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The shaping of sideband is illustrated in Fig. 4.3.






























Substituting Equation (4.10) into (4.9) gives rise to
YX [j(!0 +!)]
2  14Q2  !0!2 : (4.11)
The LTI model explains how the noise from noise sources are shaped at the
sideband of oscillating frequency. [41] states that when ! < !0
2Q
, the shaped noise
dominates and the slope is 1=f 2, whereas when ! > !0
2Q
, the noise attens out.
However, the prime assumption of LTI model is that the system is linear, which
is not practical in most cases. Thus it cannot explain the 1=f 3 slope in sideband
noise as it is observed at the output of oscillator.
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Fig. 4.4: A typical RLC oscillator.
Fig. 4.5: Phase and amplitude impulse response model [4].
4.3 Linear time-variant model
To explain the existence of 1=f 3 phase noise at the output of the oscillator, the
linear time-variant model was proposed in [4]. The typical RLC oscillator is shown
in Fig. 4.4. Referring to Equation (4.1), the oscillator has two outputs, which are
the instantaneous amplitude and excess phase, A(t) and (t). The noise input can
be regarded as a noise current source injecting into the circuit nodes. The time and
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Fig. 4.6: Response of the output of oscillator when (a) the impulse is injected at the peak, (b)
the impulse is injected at the zero crossing [4].
frequency-domain uctuations of A(t) and (t) can be studied by characterizing
the behavior of two equivalent systems shown in Fig. 4.5.
First of all, both systems shown in Fig. 4.5 are time variant. The instantaneous





where q is the total injected charge from the current impulse and C is the ca-
pacitance at the output. In particular, Fig. 4.6(a) and (b) show the response of
the output of the oscillator when the impulse is injected at the peak and the zero
crossing. If the impulse is applied at the peak voltage across the capacitor, there
will be no phase shift but amplitude is aected, whereas if the impulse is applied at
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Fig. 4.7: Conversion of noise to phase noise sidebands [4].
the zero crossing, the eect on excess phase is maximized but amplitude is not af-
fected. However, there is an important dierence between the phase and amplitude
responses of oscillator because there is always an amplitude limiting mechanism,
either automatic amplitude control or intrinsic saturation, to provide stable oscil-
latory action. But any uctuation in the phase persists indenitely with a step
impulse response.
The unit impulse response for excess phase in time domain can be expressed
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where qmax is the maximum charge displacement across the output capacitance,
u(t) is the unit step function and   is the impulse sensitivity function (ISF). The
ISF is a dimensionless, frequency- and amplitude-independent periodic function
with period 2 which describes how much phase shift results from applying a unit
impulse at time t =  . In fact, it is a function of the waveform. Given the ISF and



















cn cos(n!0 + n) (4.15)
where cn and n are the coecients and phase of the nth harmonic. n is usually
not important for random input noise and thus can be neglected. Substituting


















Now a low frequency noise current i(t) = I0 cos(!t) is injected at frequency of
!  !0 where I0 is the amplitude of i(t). Sine i(t) is at very low frequency, the
integrals of all high order terms in Equation (4.16) starting from n = 1 are heavily
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attenuated by integration and hence approach to zero. The only signicant term



















Therefore, there will be two impulses at ! near the oscillation frequency !0.
When the frequency of input impulse i(t) = In cos[(n!0 + !)t] is close to the
higher harmonics of oscillation frequency, it will always generate sideband impulses
at !. A general equation of (t) when input is near the nth harmonic can be
shown as
(t)  Incn sin(!t)
2qmax!
: (4.18)
The complete conversion from input noise current to output sideband voltage noise
can be regarded as two procedures. The rst procedure corresponds to the LTV
model which explains current to phase conversion; while the second is introduced
in Equation (4.1) which explains phase to voltage conversion by phase modulation
(PM). Thus, having excess phase (t), we can now calculate the sideband power
by substituting Equation (4.18) into (4.1), which gives rise to






PSBC represents the sideband power relative to carrier power. This equation shows
that the low frequency icker noise sources are weighted by the coecient c0 and
show a 1=f 3 dependence on the oset frequency; while all white noise sources at
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Fig. 4.8: Simplied MEMS accelerometer with all noise sources.
low frequency and near nth harmonics are weighted by cn and give rise to 1=f
2
region of phase noise spectrum. The conversion of noise is shown in Fig. 4.7.
4.4 MEMS accelerometer with automatic ampli-
tude control
The LTV model predicts the existence of 1=f 3 and 1=f 2 in electrical oscillators.
However, it is not sucient for MEMS oscillators. In the MEMS oscillator, since the
oscillation waveform is symmetrical, the coecient c0 of ISF is very small and can be
neglected. As a result, the 1=f3 noise predicted by LTVmodel should not be evident
in the phase noise spectrum. However, the measured MEMS oscillator output still
exhibits strong 1=f 3 phase noise, which dominates the stability performance. Thus,
the cause of 1=f 3 phase noise in the MEMS oscillator needs to be understood. On
the other hand, both LTI model and LTV model show good agreement on the
prediction of 1=f 2 phase noise.
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Fig. 4.8 shows a simplied MEMS oscillator circuit with all noise sources from
both the MEMS resonator and the readout circuits. During oscillation, the MEMS
resonator generates motion current at the sensing node, which is subsequently
amplied by the front-end amplier. The output of the amplier is fed to AAC and
VGA. The amplitude information is extracted and then subtracted from a preset
value, Vref , by the error amplier. The error signal controls the gain of the VGA.
The output of the VGA drives the MEMS resonator, completing the oscillator loop.
When the oscillation starts from zero, the output of AAC is maximized such that
the gain of variable gain amplier is also maximized. During the start-up stage,
oscillation amplitude gradually increases and the output of AAC decreases until
the loop gain nally approaches one and the oscillation amplitude is the same with
as Vref .
4.4.1 1=f 3 Phase Noise
The bias-instability is determined by the 1=f 3 phase noise of the oscillator cir-
cuit [42]. In SOA, the 1=f 3 phase noise consists of two components. The rst com-
ponent is due to the icker noise from the TIA (N1=f;T IA) and the VGA (N1=f;V GA),
which is up-converted to the 1=f 3 region through phase modulation. However, as
it is explained above, the impact of 1=f 3 phase noise from PM can be neglect-
ed, which is also proven by simulation in [43]. The second component is through
amplitude-stiness (A-S) eect [44]. The amplitude noise of the MEMS resonator
modulates the stiness of the material, which changes the resonant frequency, and
is converted to 1=f 3 phase noise [2]. The low frequency amplitude noise comes
from the icker noise in the AAC circuit (N1=f;AAC), the biasing voltage source
(N1=f;BIAS) and the VGA (N1=f;V GA) since they all modulate the amplitude along
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the oscillation loop.
When the amplitude suers from uctuations, the oscillation frequency will
be aected through the amplitude to stiness conversion. The resonant frequency










where !0 is the nominal resonant frequency, X is oscillation amplitude and k3 and
k1 are the cubic and linear elastic stiness terms of the resonator beam. Hence a
small amplitude variation X causes the resonant frequency to change. This gives










0  SA(!) (4.21)
where X0 is the noiseless amplitude and SA(!) is the amplitude noise power















Equations (4.21) and (4.22) indicate that the 1=f noise in amplitude is transferred
to 1=f frequency noise or 1=f 3 phase noise, while the white noise in amplitude is
transferred to white frequency noise or 1=f 2 phase noise. To improve 1=f 3 phase
noise, the oscillation amplitude should be as small as possible. However, this will
severely decrease signal-to-noise ratio and cause the relative 1=f 2 phase noise to
increase. Therefore, merely reducing the oscillation amplitude cannot improve both
1=f 3 and 1=f 3 phase noise at the same time.
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Fig. 4.9: Linearized oscillatory model in amplitude mode.
To investigate the contributions of the icker noise sources to the amplitude
noise, we need to look at the amplitude path, as shown in Fig. 4.9. The input is
Vref and the output is the amplitude of displacement of the MEMS resonator. Aerr
is the gain of the error amplier, L(s) is the loop lter (integrator), Avga is the
gain of the VGA, ATIA is the gain of the front-end TIA and Aad is the gain of the
amplitude detector. N1=f;V GA and N1=f;BIAS denote the icker noise of VGA and
MEMS biasing voltage; while the icker noise of AAC is further decomposed to
N1=f;ref , N1=f;err and N1=f;ad, which are the icker noise of the external reference,
the error amplier and the amplitude detector, respectively. NTIA only contributes
thermal noise in the amplitude mode and its impact can be neglected. The transfer
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assuming the open-loop gain is much larger than one, where KX=I is the gain
from the oscillation amplitude to the motion current of the resonant beam. It
can be clearly seen that N1=f;ref , N1=f;err and N1=f;ad appear directly on top of the
oscillation amplitude of the resonant beam; meanwhile, N1=f;V GA and N1=f;BIAS
are attenuated by the gains of the error amplier and the loop lter, which makes
their impacts on the amplitude negligible. Hence, to improve 1=f 3 phase noise, the
icker noise from the AAC should be minimized.
4.4.2 1=f 2 Phase Noise and White Phase Noise
The 1=f 2 phase noise, or the noise oor of frequency noise, is aected by two
mechanisms, the thermal noise up-conversion and A-S eect. The up-converted
thermal noise include the MEMS mechanical noise (Nth;MEMS) and the thermal
noise of Nth;T IA, Nth; V GA and Nth;BIAS. They can be predicted by LTI model.
The thermal noise ofNth;AAC contributes to the white noise of oscillation amplitude,
and inuences the white frequency noise through A-S eect.
Fig. 4.10 shows the simplied oscillator circuit with noise sources. H(s) de-
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Fig. 4.10: Simplied model of oscillator circuit with MEMS resonator.
notes the transfer function of the resonator, N1 represents the combined noise of
Nth;V GA and Nth;BIAS. The mechanical Brownian noise of resonator, Nth;MEMS, is
given by
N2th;MEMS = 4kBTRm (4.24)
where kB is Boltzmann's constant, T is absolute temperature, Rm is the equivalent


















In the region of 1=f 2 phase noise where the frequency oset is very close to the
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To make sure that the mechanical noise dominates the 1=f 2 phase noise in the
oscillator circuit, which is the design goal, N1 must be much smaller than Nth;MEMS
and Nth;T IA must be much smaller than Nth;MEMS=A2. Since Nth;T IA is the output
noise of the TIA, it is aected by A1 and thus not preferred in design. Hence the
input referred noise of the TIA, Ith;T IA is introduced for noise comparison shown
as
Nth;T IA < Nth;MEMS=A2
Nth;T IA=A1 < Nth;MEMS=(A1A2)
Ith;T IA < Nth;MEMS=Rm
(4.27)
This equation shows that the input referred noise of the TIA is lower thanNth;MEMS=Rm,
the 1=f2 phase noise is dominated by the MEMS mechanical noise.
When the frequency oset deviates from the oscillation frequency, the gain of
H(s) quickly drops due to high Q of MEMS sensor. Equation 4.25 can be simplied












1  0 = A1H(s)
(4.28)
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The noise from N1 and Nth;MEMS are attenuated signicantly by H(s) and thus
can be neglected. As a result, at large frequency oset, the noise is exactly equal
to the thermal noise oor of Nth;T IA.
Combing Equation 4.26 and 4.28, the total noise at the output node of oscil-








Nth;MEMS +Nth;T IA (4.29)
In the 1=f 2 phase noise term, the electrical noise is designed to be lower than the
noise of MEMS sensor; while in the white phase noise term, only front-end TIA
noise dominates.
To calculate the phase noise spectrum of the oscillator, the output noise should
be divided by the output signal power, which can be shown as (assuming phase





































































where Isense;rms is the amplitude of the sense current of MEMS resonator. Equation
4.30 shows that the phase noise of the oscillator does not depend on the actual
gains of the electrical circuit. The 1=f 2 phase noise region is dominated by the
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mechanical noise while the white phase noise region is dominated by the noise of
sense interface. It also shows that to improve the phase noise performance, one
can increase the quality factor, increase the resonating amplitude of the resonant
beam and reduce the noise of the sense interface.
As the frequency of the oscillator represents the input acceleration, the fre-
quency noise spectrum is more intuitive compared with phase noise spectrum. The
translation is simply shown as
Sf (f) = S(f)  (2f)2 (4.31)
The resolution of the frequency is limited by the white frequency noise, thus
only the 1=f 2 phase noise region is considered. As it is discussed above, the con-
tribution of electrical noise in 1=f2 phase noise is designed to be lower than the
thermal noise of MEMS sensor, the nal acceleration noise oor is dominated by














On the other hand, from Equation 4.29, the corner between 1=f 2 and white
phase noise implies the noise bandwidth of the frequency noise spectrum. The









Thus, in order to expose the noise performance of the MEMS resonator with
a reasonable noise bandwidth, the thermal noise of all the readout circuits need
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Fig. 4.11: Output noise spectrum of the oscillator circuit with Cf = 0F (black), 500fF (dark
grey) and 1pF (light grey).
to be carefully designed. And this also set stringent requirements for the power
consumptions of the readout circuits.
4.5 Eect of feed-through capacitance
As mentioned in the previous chapter, there is a feed-through capacitor Cf
between the drive and sense electrode. The impacts of Cf in capacitive accelerom-
eters can be found in [45]. However, the electromechanical amplitude modulation
(EAM) method used in the work cannot be applied directly in SOA. Thus, the
impact of Cf needs to be investigated.
Referring to Eq. 4.26, the transfer function from all noise sources to 1=f 2
phase noise is aected by the quality factor of the resonator. Based on the analysis
in [45], the larger Cf is, the smaller is the quality factor.
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On the other hand, referring to Eq. 4.28, transfer function from all noise
sources to white phase noise is aected by H(s). Previous, H(s) is treated as an
ideal band-pass lter, thus Nth;MEMS and N1 does not contribute to white phase
noise. But Cf provides another current path across the resonator, which raises the
oor of H(s). As a result, Nth;MEMS and N1 also contribute to white phase noise.
A simulation is run in Matlab to check the amount of impact of Cf on the white
noise. Both the output noise of sense interface and the resonator's mechanical noise
are set to 300nV=
p
Hz and the oscillation amplitude is 0:3V ; while Cf is set to 0F ,
0:5pF and 1pF . The voltage noise spectrum of the output node of the oscillator
is shown in Fig. 4.11, where the oscillation amplitude is normalized to 1V . It can
be seen that a 500fF feed-through capacitance can have signicant impact on the
white noise oor.  102dBc=Hz white phase noise oor implies that the corner
between white frequency noise and white phase noise is around 5Hz, assuming the
white frequency noise oor is 0:3mHz=
p
Hz and SF is 300Hz=g. In practical, 5Hz
noise bandwidth is acceptable and the measured value of Cf is less than 0:5pF .
Thus the impact of Cf is neglected during the design of readout circuit.
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High Performance SOA Oscillator
Circuit Design
This chapter focuses on the design of oscillation sustaining circuit for the high
performance SOA in terms of bias-instability and noise oor. Dierent structures
are compared. This design is focused on the investigation of 1=f 3 phase noise.
The inuences of the icker noise sources in the amplitude path are discussed. The
impacts of icker noise are classied to additive and multiplicative components, and
suppressed by chopper stabilization technique and current source free structures.
Meanwhile, the 1=f 2 phase noise is optimized by front-end sense interface design
proposed by my team members. The front-end sense interface optimizes gain,
bandwidth and noise performance by adopting two-stage integrator-dierentiator
structure.The proposed SOA achieves state-of-the-art performance metrics of bias-
stability, bias-instability and frequency noise oor.
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Fig. 5.1: Basic oscillator circuit with resonator and TIA.
5.1 Oscillator circuit overview
The simplest oscillator circuit is shown in Fig. 5.1. The front-end TIA picks
up the current signal from the resonator and amplies it. As long as the loop
gain is larger than 1 and the loop phase is 0, oscillation starts to build up. The
amplitude keeps increasing until it is mechanically limited by the resonant beam
or electrically limited by power supply. In both cases, the waveforms are highly
nonlinear thus the bias-instability and resolution performances are not good.
To prevent the the resonant beam from entering the nonlinear region and the
electrical signal from saturation, the amplitude regulator circuit is usually adopted.
Fig. 5.2 shows early stage design of amplitude regulator [26]. The amplitude of
the TIA output is detected by using amplitude detectors, then subtracted from a
pre-dened reference voltage, Vref . The error signal adjusts the gain of the TIA
such that the loop gain drops to 1 when the oscillation amplitude approaches to
Vref .
However, although this design indeed stabilizes the oscillation amplitude, it
brings other problems. When stabilized, the output amplitude is the same with
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Fig. 5.2: Oscillator circuit with tunable gain TIA.
Vref , even if the MEMS is perturbed by environment, for example, temperature
changes. Therefore, it is the amplitude of the driving signal of MEMS resonator
that is locked, instead of the actual displacement of the resonant beam. This
means that the amplitude path is in fact an open-loop. And the perturbation of
temperature is unbounded.
To solve the above problem, another automatic amplitude control circuit is
proposed in [23] as shown in Fig. 5.3. The gain of the TIA is xed such that its
outputs directly represents the movement of the resonant beam. The oscillation
amplitude is detected then subtracted from Vref , and the error signal control the
gain of a feedback amplier. Hence, the movement of the resonant beam is nally
locked to Vref . Unlike the previous design, the amplitude path is also an closed-loop,
so the perturbation of temperature is limited. But this design has an unintentional
omission. The A-S eect states that amplitude noise in the displacement of the
resonant beam is modulated to oscillation frequency, however, this design controls
the velocity instead. When the resonant frequency changes due to environment
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Fig. 5.3: Oscillator circuit with automatic amplitude control circuit.
changes, such as temperature and input acceleration, the amplitude of displacement
also changes although the amplitude of velocity keeps the same.
5.2 Proposed oscillator circuit system overview
The proposed oscillator circuit with automatic amplitude control is shown in
Fig. 5.4. The front-end amplier consists of a charge-to-voltage (C to V) integrator
and a dierentiator. The integrator and dierentiator provides signals that are
proportional to displacement and velocity of the resonant beam, respectively. The
amplitude of the displacement signal is controlled by the automatic amplitude
control circuit. The velocity signal is multiplied with the output of AAC by the
variable gain amplier (VGA) and is then fed back to drive MEMS resonator.
As it is discussed in the previous chapter, the key design considerations for
the oscillator circuit can be summarized as follows:
1) The gain of the front-end amplier should be suciently large in order to provide
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Fig. 5.4: Proposed oscillator circuit with automatic amplitude control circuit.
large output signal-to-noise ratio, while the bandwidth should be large enough
such that the phase shift in the forward path is minimized.
2) The input referred thermal noise of the front-end amplier should be lower than
the Brownian noise of MEMS resonator, such that the white frequency noise is
dominated by MEMS resonator only.
3) The input referred thermal noise of front-end amplier sets the white phase
noise oor of the MEMS oscillator, which determines the noise bandwidth of
the SOA when converted to frequency noise. Thus, it is also benecial from low
input referred noise.
4) The icker noise of AAC circuit should be minimized since it restricts the ulti-
mate bias-instability through A-S eect.
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Fig. 5.5: Conventional TIA topplogies: (a) single resistive feedback [5][6], (b) two-stage resistive
feedback [7], (c) T-resistor feedback [8], (d) capacitive feedback [9].
5.3 High gain low noise front-end amplier
5.3.1 Review of Trans-impedance Amplier (TIA)
The front-end amplier has three requirements that are described in the pre-
vious section, high gain and bandwidth as well as low noise. The specications are
discussed as follows:
1) Because the equivalent resistance of the MEMS sensor is around 2M
, the gain
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of the front-end TIA needs to be larger than 2M
 to ensure the loop gain is
larger than one assuming the gains of AAC and VGA are both one. On the
other hand, a larger output amplitude of the oscillator relaxes the requirements
for measurement instruments. Since the amplitude of the sensing current of the
MEMS sensor is in the order of nA, the gain of the TIA should be in around
50M
 such that the output amplitude is in the order of 100mV .
2) To minimize the phase shift in the forward signal path, the bandwidth of the
TIA is required to be 250kHz, which is 10 times of the resonant frequency of
25kHz.
3) There are two noise requirements for the TIA, namely, white frequency noise
and white phase noise. Equation 4.27 shows that its input referred noise should
is lower than Nth;MEMS=Rm of 90fA=
p
Hz such that the white frequency is
determined by the noise of MEMS. On the other hand, Equation 4.30 denes
the corner frequency between white frequency noise and white phase noise. For
resonant frequency and quality factor of 25kHz and 30; 000, the input referred
current noise of TIA should be less than 7:5fA=
p
Hz for a 10Hz frequency
noise bandwidth. The design of TIA input noise is determined by the smaller
value between the two requirements.
TIA is a commonly used front-end interface circuit for the SOA because the
input and output signal are in phase with each other. Since the phase shift across
the MEMS resonator is also zero at oscillation frequency, the output of TIA can be
directly used to drive the MEMS resonator to sustain oscillation. The comparison
between the continuous time (CT) and switched-capacitor (SC) topologies are done
in [13]. The amplier noise of them are similar; whereas, the SC topology shows
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a much higher switch noise due to noise folding. Thus CT topology is preferred
because its advantage of power consumption and noise performance.













































The conventional TIA structures in MEMS oscillator related applications are
shown in Fig. 5.5, and their key performance parameters are summarized in Table
5.1. The gains of the four structures are normalized to same Req value for com-
parison. As the gain of the TIA should be at least larger than the equivalent Rm
of MEMS resonator which is usually in M
 range, the compensation capacitor Cc
in Fig. 5.5 is always used for stability concern. The input parasitic capacitor is
represented by Cp, which is in pF range due to I/O pad and bonding wire. The
current noise of Rf and amplier's input referred voltage noise are modeled as I2nf
and V 2ni, respectively. For simplicity, the eect from I
2
nf is discussed rst.
Fig. 5.5(a) shows the single resistive feedback TIA structure [5][6]. The gain
can be very large when Rf is made of pseudo-resistor, but the bandwidth is severely
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limited by Cc of which the value has to be in pF range to ensure stability. In
addition, when Rf is 45M
, the input referred current noise is 19:2fA=
p
Hz which
does not satisfy the noise requirement.
Fig. 5.5(b) and (c) shows the two-stage topology to mitigate the trade-o
between trans-impedance gain and bandwidth [7][8]. The two-stage topology is
able to provide the same trans-impedance with a smaller Rf , so the bandwidth can
be extended. However, the input referred noise is R2=R1, which is
p
R2=R1 times
higher than the noise of single resistive feedback.
Fig. 5.5(d) shows the current-to-current feedback topology which is imple-
mented in [9]. C1 and C2 amplies the sensing current and Rf converts the current
to voltage. This structure can provide much lower noise while the gain and band-
width are maintained. However, it requires an additional DC bias network at input
nodes, which not only contributes noise but also oset.
Besides the noise of Rf can be neglected, the noise of ampliers, V 2ni, is another
limiting factor. Moreover, the input referred current noise is the product of V 2ni and
sCp no matter which structure is used. Since Cp is limited by parasitic capacitances




















such that the noise requirement can be fullled. Thus it can been seen that the ulti-
mate noise performance of the TIA is a combination of I2nf from feedback resistance
and V 2ni from transistor.
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Fig. 5.6: Proposed front-end amplier design: two-stage TIA topology.
5.3.2 Proposed TIA
Besides the requirement for low noise and high gain, as well as low power
consumption, it is desirable for the front-end amplier to provide both outputs
that are proportional to displacement and velocity of the MEMS resonator. A CT
two-stage TIA, as shown in Fig. 5.6, is proposed for this work. A similar structure
has been used in [46], but with more complicated DC biasing circuit. The rst
stage of the TIA is an integrator which integrates the sensing current on C1 such
that the voltage output is proportional to the displacement of the resonant beam.
The input DC value is set by its own output through pseudo-resistors, Rb. The
bandwidth of the integrator, which is dened by C1 and Rb, is chosen to be much
smaller than the frequency band of oscillation. Thus, it can be regarded as an
ideal integrator at oscillation frequency. The second stage is a dierentiator that
provides phase shift to meet loop phase requirement. Its output is proportional
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to the velocity of the resonant beam. The high-pass corner of the dierentiator
dened by Rf and Cc is chosen to be much higher than the frequency of oscillation,
so that it can be considered as an ideal dierentiator at oscillation frequency. The
overall gain of the front-end interface is the product of integrator and dierentiator,
which is, (C2=C1)Rf .
Table 5.2: DESIGN CHARACTERISTICS OF THE FRONT-END TIA
Parameters of TIA
Rb Rf C1 C2 Cc
1T
 1M







noise density @ 25kHz
Bandwidth 1Hz   450kHz
The circuit parameters of the proposed TIA are summarized in Table 5.2.
Compared with previous TIA works, the proposed TIA topology has the following
advantages
1) A Very large trans-impedance gain can be realized with small Rf , thus the
bandwidth of the TIA can be extended signicantly to meet requirement. For
one stage topology and trans-impedance gain of 45M
, Cc must be less than
14fF in order to have 250kHz bandwidth. However, this is highly impossible.
In the proposed two stage topology, Rf is reduced to 1M
, so the 250kHz
bandwidth can be easily realized.
2) The current noise from Rf is attenuated by C2=C1, such that the noise require-
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Fig. 5.7: Contribution of all noise sources to the input referred current noise spectrum.
ment can be fullled. For one stage topology, 45M
 trans-impedance gain gives
rise to 19:2fA=
p
Hz input referred current noise. The problem of one stage TIA
is that as long as the gain is xed, there is no way to optimize the input re-
ferred noise. On the contrary, the input referred current noise of the two stage













where V 2ni1, V
2
ni2(sC1)
2, I2nb and I
2
nf represent the input referred voltage noise of
the two ampliers and the current noise of resistor Rb and Rf respectively. Fig.
5.7 shows the contribution of all the noise sources to the input referred current
noise. V 2ni2(sC1)
2 and I2nb can be neglected due to large value of Rb and C2=C1.
To achieve 10fA=
p
(Hz) input referred current noise, assuming Cp is 10pF , the
designed trans-conductance of the rst amplier is shown in 5.1 and the choices
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3) The additional pole caused by Cp can be compensated by large Rb for stabil-



























sRb(C1 + Cp) + 1
sCp(sRbC1 + 1)
sRb(C1 + Cp) + 1
: (5.5)











4) Both displacement and velocity signals are available due to the two-stage topol-
ogy.
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Fig. 5.8: (a) Eect of icker noise in a common source amplier with chopper stabilization and
(b) simulated noise PSD of VO and side-band noise PSD of VB .
5) The input of the second stage is AC coupled, thus the output oset of the rst
stage is not a concern.
5.4 Automatic amplitude control
The automatic amplitude control circuit is used to precisely control the am-
plitude of displacement signal to suppress the inuence of A-S eect. As it is
mentioned in the previous chapter, the proposed circuit consists of an amplitude
detector, an error amplier a loop lter. Since the loop lter is essentially an
integrator, thus the nal oscillation amplitude is the same with Vref .
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To suppress the icker noise of the AAC circuit, chopper stabilization technique
[47] can be applied. However, the icker noise of an amplier is not simply linearly
added with the input signal in some circuit. Instead, it can be modulated by
the input signal. Fig. 5.8 (a) shows a common source amplier with chopper
stabilization. The icker noise of bias current source (MP) changes the total bias


















where  is the channel length modulation factor, gm;0 and ro are the ideal trans-
conductance and the output impedance with no icker noise, respectively, and IB
and In are the DC bias and noise currents, respectively. This equation shows that,
in a common source amplier, the icker noise in bias current can be modulated
to the input signal frequency. Hence, after de-modulation at the second chopper,
the noise appears near DC, meaning that it cannot be suppressed by chopper
stabilization. This is evident in Fig. 5.8 (b), which is a simulated noise PSD of Vo
(solid line) and VB (dashed line), respectively. It can be seen that after the second
chopper, the icker noise still exists, which implies that the icker noise in the
current source cannot be removed by the chopper. To distinguish this kind of noise
from additive icker noise, it is referred to as multiplicative icker noise hereafter.
5.4.1 Buer
Fig. 5.9 shows the schematic of the buer that combines an amplier and
a source follower. The buer is used as an isolation block to separate front-end
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Fig. 5.9: Schematic of buer.
amplier and the AAC circuit; meanwhile, it provides appropriate DC shift to fulll
the input dynamic range of the amplitude detector. For a 1:8V supply voltage, the
DC voltage and amplitude of the front-end amplier's output are near 0:9V and
200mV , respectively, for linearity concern. Thus a simple source follower cannot be
directly used due to small output range and poor linearity, especially in Slow-Slow
process corner (where Vth is higher). In the proposed buer, an OTA is added in
front of the source follower to increase the open-loop gain; meanwhile, capacitors
C1 and C2 are used to form voltage-current feedback. The DC voltage of the
OTA is still designed to be at 0:9V , but the overall output range and linearity
are improve signicantly because the open-loop gain is not limited by variation of
trans-conductance. The closed-loop gain is set to be 1 by capacitor ratio C1=C2.
In the single source follower, MN1 2 contribute additive icker noise because
the noise does not aect the their own trans-conductances. On the other hand,
the icker noise from MN3 4 change the total biasing current as well as the trans-
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Fig. 5.10: Schematic of (a) amplitude detector, and (b) alternating-voltage-follower.
conductances, thus their impact is multiplicative. However, the icker noise from
MN3 4 are suppressed a bit by source degeneration. In the proposed buer, the
OTA adds only additional additive icker noise; and the multiplicative noise from
MN3 4 are further suppressed by C1 and C2. The remaining additive icker noise
are attenuated by chopper stabilization.
5.4.2 Amplitude detector
The amplitude detector is essentially a rectier that converts AC input to DC
such that the DC value represents the amplitude information. Since the output is
always at DC, chopper stabilization cannot be directly applied to remove additive
icker noise. The solution proposed in [23] is to use dual rectiers. In the dual rec-
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Fig. 5.11: Schematic of error amplier using Gm cell and loop lter.
tier design, one recties the oscillation amplitude while the other acts as reference.
When chopper is applied, the dual rectiers act as rectier and reference alterna-
tively. Fig. 5.10 (a) shows the schematic of the amplitude detector. The inputs,
including oscillation signals and their common mode are modulated by the rst
chopper, then connect to two rectiers.Equivalently, the amplitude is rectied to
chopper frequency instead of DC, and the icker noise and amplitude information
are separated. After demodulated by the second chopper, the amplitude appears
at DC and the additive icker noise appears at chopper frequency. Fig. 5.10 (b)
shows the rectier implemented by alternating-voltage-follower (AVF) since it has
small threshold voltage drop and more compatible with CMOS technology. It con-
sists of two source followers with a merged load. Due to source degeneration, the
icker noise of tail current source that changes the bias current is attenuated in
this circuit.
5.4.3 Error amplier
The error amplier subtracts the detected amplitude signal from Vref and am-
plies the error. The Vref is provided externally to set the displacement amplitude
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Fig. 5.12: Schematic of (a) conventional Gm cell, and (b) V-I converter.
of MEMS resonator and to prevent the resonant beam from entering the non-linear
region. The AAC loop guarantees that the MEMS oscillator output amplitude is
nally equal to Vref . Since error amplier is the rst block in the forward path of
the amplitude control loop (refer to Fig. 4.9), it should possess high DC gain and
low noise near DC. Thus, chopper stabilization must be employed to reduce low
frequency noise.
Fig. 5.11 shows one possible implementation of the error amplier using trans-
conductance (GM) cells [23]. The input voltages are converted to current and
subtracted in current domain. Then current error is integrated by the type-II loop
lter. However, conventional GM cell (GM;1), which is shown in Fig. 5.12 (a),
is in fact an open-loop circuit. The tail current source contributes multiplicative








is still a function of gm, since gmRs >> 1 is not satised (gm and Rs are in tens of
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Fig. 5.13: Comparison of output noise of two AAC circuits using GM;1 and GM;2.
A=V and tens of k
 range for noise consideration). As a result, the attenuation
to the multiplicative icker noise is limited. Fig. 5.12 (b) shows the GM cell
implemented by modied voltage-to-current (V-I) converter (GM;2) of which the
tail current source is replaced by resistors Rs. An OTA is added to increase open-
loop gain with resistors R1 and R2 to close the loop for good linearity. The overall
trans-conductance is R2=(R1Rs). As it is mentioned in section 5.4.1, the OTA only
contributes additive icker noise, which can be attenuated by chopper stabilization.
R1 and R2 generates thermal noise, which should be replaced by capacitors in the
error amplier design. However, when chopper is turned o, the input DC signals
will be ltered out by capacitors, which makes resistor feedback the only choice.
For comparison, two AAC circuits are designed using GM;1 and GM;2, respec-
tively, while the buers and amplitude detectors are the same. Fig. 5.13 shows the
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Fig. 5.14: Schematic of the full error amplier.
simulated power spectrum of outputs of the two AAC circuits. The AAC circuit
with GM;2 has much lower icker noise than the AAC circuit with GM;1. Hence
GM;2 is chosen and Fig. 5.14 shows the full circuit of the error amplier using V-I
converter and Type-II loop lter. The output common mode is set by common
mode feedback circuit.
5.5 Variable gain amplier
Fig. 5.15 shows the schematic of linear variable gain amplier (VGA). The
outputs of AAC circuit, Vc+ and Vc , are connected to the gates of MN1 4 which
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Fig. 5.15: Schematic of the variable gain amplier.
operate in linear region and control the gain of VGA. The velocity outputs of front-

























= RL  Cox(Vin+   Vin ) (Vc+   Vc ) :
(5.9)
This VGA implementation has better linearity compared to the Gilbert Cell [48].
The noise from VGA is attenuated by the gain of error amplier and loop lter in
the closed-loop amplitude path, as shown in chapter 4, and thus is negligible when
compared with the contribution of the noise from Vref and error amplier.
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5.6 Simulation Results
In this section, the simulation results of the building blocks of the high per-
formance SOA are provided. All the results meet the design specications. Then,
the SOA is simulated in time domain to prove its functionality. The transient sim-
ulation result of the high performance SOA is shown in Fig. 5.16. The Q of the
MEMS sensor is set to 30; 000. The three waveforms are the output of AAC circuit,
the dierential velocity and displacement outputs of the front-end TIA after buer,
respectively. The oscillation starts at around 0:4s and stabilizes after around 1s.
The Outputs of the AAC circuit starts with large DC dierence, which provides a
high gain for oscillation start-up; then they converge to a small value near 1V and
stabilizes. The amplitudes of both velocity and displacement outputs are around
140mV and stable. The simulation results match with design specications.
Table 5.3: TIA PERFORMANCE SUMMARY
Op-amp performance
Open loop gain 75dB
Maximum output swing 600mV p-p




Frequency response Gain: 42M
 @25kHz
Phase shift: 1:5deg @25kHz
Bandwidth: 100Hz   1MHz
Noise performance Output voltage noise: 200nV=
p
Hz
Input referred current noise: 4:5fA=
p
Hz
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Table 5.4: BUFFER PERFORMANCE SUMMARY
DC gain  0:46dB
Maximum output swing 418mV (3dB)
Bandwidth 0:4Hz   1:86MHz
Input referred white noise 88nV=
p
Hz
Output white noise 84nV=
p
Hz
Output 1=f noise corner frequency < 800Hz
Current consumption 79A
Table 5.5: RECTIFIER PERFORMANCE SUMMARY
Output white noise 19:3nV=
p
Hz
Output 1=f noise corner frequency 1kHz
Current consumption 36A
Table 5.6: SUBTRACTOR PERFORMANCE SUMMARY
DC gain 14:4dB
Maximum output swing 418mV (3dB)
Bandwidth 1:72MHz
Input referred white noise 111:6nV=
p
Hz
Input referred 1=f noise corner frequency 82Hz
Current consumption 201A
Table 5.7: VGA PERFORMANCE SUMMARY
Maximum input swing From AAC output: 1:6V p-p
From front-end output: 1:6V p-p
Maximum output swing 800mV p-p
Bandwidth 30MHz
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Although the change of the oscillator frequency represents the input acceler-
ation, the frequency information is implicit and cannot be directly readout and
processed by following DSP circuits. From application point of view, it is desirable
to convert the frequency information to standard digital output. Thus, a practi-
cal accelerometer should have standard digital output, as shown in Fig. 6.1. In
this chapter, previously reported methods of frequency measurement circuits are
reviewed and their shortcoming for our targeted application are discussed. A time-
domain FDC design is proposed. The noise performance of the FDC, including
FDC noise and clock noise, are analyzed.
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Fig. 6.1: Oscillator based acceleration measurement system.
Fig. 6.2: AM/FM digital radio basic architecture.
6.1 Review of frequency measurement techniques
6.1.1 Digitization followed by digital FM demodulation
Since the SOA output is a frequency modulated acceleration signal, a straight-
forward way to convert it to digital format is to digitize the entire spectrum of the
oscillator output signal using a high resolution ADC and then demodulate the in-
formation in digital domain, as shown in Fig. 6.2. Such a technique has been
employed in car radios [49]. Though it is straightforward, it is not an ecient way
to measure the frequency since the ADC needs to digitize the entire spectrum of the
signal. The noise oor of the ADC is also required to be lower than the noise oor
of the oscillator output. Furthermore, to achieve sucient frequency resolution, a
sampling rate that is much higher than the Nyquist frequency is needed.
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Fig. 6.3: PLL demodulation system block diagram.
6.1.2 Phase locked loop (PLL) demodulation
The main drawback of previous system is that it digitizes rst, which requires
a very high sampling frequency. To solve the problem, demodulation can be car-
ried out rst, followed by digitization, which can reduce the sampling frequency
signicantly. Fig. 6.3 shows this method realized in [50] which demodulates rst
by using PLL then digitizes by using an ADC. When the PLL is locked, the output
frequency of VCO is N times of the output of the oscillator and the control volt-
age of VCO represents the demodulated acceleration output. Unlike digital radio
system where the sampling frequency of ADC is much higher than the oscillation
frequency, the sampling frequency of ADC in this method can operate at a much
lower frequency with respect to the acceleration bandwidth which is around 100
Hz.
Nevertheless, since the VCO is in the feedback path, the phase noise of VCO
is directly added to the phase noise of oscillation signal and appears at the output
of the PLL [51]. Thus, the phase noise of VCO must be better than the oscillation
signal, otherwise, the resolution of measurement system will be degraded. There
are two limiting factors of VCO design:
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1. To ensure the phase noise of VCO is lower, the quality factor of VCO should be
larger than that of MEMS resonator, which is above 30, 000.
2. The gain of VCO, KV CO, is nonlinear, and it is also susceptible to temperature
and supply drifts.
To my knowledge, CMOS oscillators cannot achieve such a high quality factor,
resulting in high close-in phase noise for the VCO, which becomes the dominant
noise in the 1=f frequency noise region and deteriorates the performance of bias-
instability. Therefore, although this method relaxes the requirement of ADC in
terms of sampling frequency, it is not suitable for the frequency measurement in
this work.
6.1.3 Period measurement
The period measurement accomplishes digitization and demodulation in one
step by measuring the time between zero-crossings. Time-to-digital converters
(TDC) are usually used to perform such operations. The simplied structure of
TDC is shown in Fig. 6.4 and Fig. 6.5. In this method, digitization is performed by
counting the number of reference clock cycles during the time between two adjacent
rising edges (or falling edges or both) of the MEMS oscillator's output.
The period measurement approach digitizes the period once per MEMS oscilla-
tion period, thus the sample rate of digitization is the same with MEMS oscillation
frequency, 25kHz. The digitized error is one clock period, for example, N count
in the previous cycle and N + 1 count in the current cycle. Since the error is in
time domain, it needs to be converted to frequency error rst. The noise oor of
frequency noise PSD of this approach is calculated as
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Fig. 6.4: Simplied period measurement system block diagram.




















Hz acceleration noise oor or 0.3 mHz=
p
Hz frequency noise oor
of the MEMS oscillator, the clock frequency is required to be higher than 5.38 GHz.
Such high clock frequency is not feasible in this design and it will also consume a
lot of power.
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Fig. 6.6: Simplied  PLL system (a) block diagram (b) operation waveform.
6.1.4  Phase locked loop
As discussed above, the PLL demodulation method is limited by VCO's per-
formance and the period measurement method requires very high frequency clock.
To overcome these shortcomings, another method employing PLL is proposed
in [52], which is accomplished by combining the above two techniques. Fig. 6.6 (a)
shows a simplied  PLL. Similar to the period measurement system, the 
PLL performs digitization and demodulation at the same stage.
The operation of  PLL is illustrated in Fig. 6.6 (b). The PLL locks the
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phase of the counter output (Cout) to that of the MEMS oscillator output. Thus
the average period of Cout is equal to the period of the input signal, Tosc.
Since the counter can only generate a signal with period that is integer multi-
ples of Tclk, the measured period error is the dierence between Tosc and N  Tclk.





where qn is the quantization error which is shaped by loop lter in the PLL.
The dierence between the PLL and PLL techniques is that the quantization
noise in  PLL is shaped to higher frequency which is out of the band of interest
due to the loop lter. Thus, the clock frequency can be reduced while still meet
the noise oor requirement.
6.2 Proposed time-domain  FDC
The problem of  PLL is that the design is quite complex and takes large area
due to additional ADC and compensation blocks. In fact, the period measurement
system can be modied such that it is able to provide noise shaping functionality
with less complexity. Such a topology is usually referred to as time-domain 
ADCs [53{55]. It can also be embedded in a closed-loop to form higher order of 
ADC [56{58]. Meanwhile, [55] and [56] show that multi-phase inputs can improve
noise performance of the  ADC.
The basic structure of the time-domain  ADC is shown in Fig. 6.7. The
counter accumulates the number of clock cycles, and the quantization is performed
at the rising edge of the oscillation output (fin). The output, D[n], is the dierence
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Fig. 6.7: Basic time domain  modulator (a) block diagram (b) operation waveform.
between two adjacent counter outputs, C[n]-C[n-1], which represents the time of
phase dierence of two adjacent fin cycles. Since the quantized phase error in
previous period q[n   1] becomes the initial phase i[n] in the current period,





(clk + q[n  1]  q[n]) (6.3)
where clk[n] is the phase change of clock signal at the end of the current fin period.
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Fig. 6.8: Frequency noise PSD of the time domain  modulator when clock frequency is 15
MHz.









It can be seen that the quantization error of the measurement circuit is rst-
order shaped and, is equivalent to a rst-order  modulator. The sampling
frequency is the same with the oscillation frequency of 25kHz. Fig. 6.8 shows that




Although the quantization noise of the FDC is limited by the frequency of the
clock, yet the performance of the FDC is usually dominated by the frequency noise
of the clock. To fully reveal the noise characteristic of the FDC, the noise model
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Fig. 6.9: Noise model of the time-domain  modulator.
is derived and shown in Fig. 6.9. The counter is equivalent to an integrator with
an integration step of Tclk, which means that its output count increases by 1 for
each clock period. The output count, D(s), of the rst-order dierence block takes
dierence between two consecutive oscillation signal period, Tosc. Thus the output
count of the FDC can be given by
D(s) =
1





Since both oscillation signal and clock contain noise, they are decomposed by noise-






(fclk + fn;clk)  (fosc   fn;osc)
fosc
2   f 2n;osc




By letting D be the average value of the output count, the equation can be simpli-
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ed to
D(s) = D +
fn;clk
fosc
  D  fn;osc
fosc
: (6.7)
The output count of the FDC is represents the ratio of fclk over fosc as well as




or fosc = D(s)  Tclk  fosc2:
(6.8)
Both expressions show the same result. For ease of calculation, the second expres-





In the design of FDC in this work, the frequency of the oscillation signal is boosted
for 128 times (from 22kHz to around 3MHz) and the clock frequency higher than
15MHz. D is thus larger than 5, which means that the frequency noise of clock is
attenuated by at least 5 times when it appears at the output. This guarantees that
the frequency noise performance of the oscillation signal will always be exposed
as long as the frequency noise of clock is lower than that of the oscillation signal
(around 0:3mHz=
p
Hz white frequency noise oor and -113dBc/Hz white phase
noise oor in this design).
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Ultra Low Power SOA Oscillator
Circuit Design
For low-end applications such as portable consumer electronics, the noise per-
formance requirements of the SOA can be relaxed, however the power consumption
becomes to be of the prime concern in order to achieve longer battery life. The
previous high performance SOA system is mainly targeting inertial navigation ap-
plications which do not have stringent requirements for power consumption. On the
contrary, this chapter focuses on the ultra-low power SOA oscillator circuit design.
A modied pierce oscillator circuit is proposed which deals with the nonlinearity
problem in previous ultra-low power SOAs. The VGA based amplitude detection
circuit is optimized to achieve a more deterministic and stable transfer function.
All the circuit blocks is operated in deep sub-threshold region.
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Fig. 7.1: System block diagram of pierce oscillator SOA.
7.1 Low power SOA readout circuit design
The low power SOA aims at the applications in portable consumer electronics.
Thus the requirement for noise performance is greatly relaxed. Pierce oscillator
circuit, which has been widely employed in crystal oscillators [59] and MEMS os-
cillators [60], is also a suitable choice for the low power SOA design. The system
block diagram of pierce oscillator is shown in Fig. 7.1. In terms of the loop gain
calculation, the pierce oscillator is slightly dierent from the high precision oscil-
lator in the way that the gain is mainly contributed by the passive capacitors (C1
and C2) so that the loop gain is product of integrators. However, the analysis of
the oscillator loop remains the same.
The linearized model of the oscillator when the resonant beam is under oscil-
lation is shown in Fig. 7.2. The motion current is integrated on C1 to a voltage
signal, VG, which represents the displacement of the resonant beam. The amplitude
88
CHAPTER 7. Ultra Low Power SOA Oscillator Circuit Design
Fig. 7.2: Linearized model of the pierce oscillator at resonation.
information of VG is extracted by AAC and it is used to control the gain of the
OTA. The output current is again integrated on C2 to provide voltage signal VD











where Gm is the gain of the OTA. The loop phase is  90  90  180 = 0o. When






or gm = s
2C1C2Rm
(7.2)
As it is analyzed in chapter 4, the noise of the OTA (vn;1) has the same eect
on 1=f 2 phase noise of the oscillator as the mechanical noise of MEMS sensor,
Nth;MEMS =
p
4kBTRm. Thus it is desirable to design the output noise of the
OTA to be smaller than Nth;MEMS as elaborated in Equation 4.27. The output
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Substituting 7.2 into 7.3, we can obtain
s2C1C2 Rm < s2C22 Rm (7.4)
It implies that as long as C1 < C2, the contribution of the noise of OTA is smaller
than Nth;MEMS on 1=f
2 phase noise of the oscillator.
The sense interface is a noiseless capacitor (1=sC1), thus there should be no
white phase noise at the output of the oscillator as shown in Equation 4.28. How-
ever, there has to be an amplier to amplify the oscillation signal because the
oscillation amplitude of VG is less than 5mV . The corner frequency of the 1=f
2
and white phase noise at the output of the amplier (that is, the output of the




































This equation implies that small C1 value relaxes the noise specication of the
output amplier and is benecial for the bandwidth of the oscillator. In order
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Fig. 7.3: Schematic of low power trans-conductance sense interface.
to have 1Hz noise bandwidth, vn;2 can be calculated to be around 240nV=
p
Hz
assuming C1 is 1pF .
7.2 Low power trans-conductance amplier
The sense amplier is a single-stage fully dierential current-reused amplier
as shown in Fig. 7.3. The current reused amplier structure [61] is employed in
order to achieve the better noise eciency factor (NEF). The structure uses both
PMOS (MP1 and MP2) and NMOS (MN1 and MN2) as input pairs such that
the total trans-conductance is roughly doubled while the current consumption is
maintained the same. Moreover, the input voltage signal range is typically less
than 10mV , which is determined by the product of the amplitude of the sensing
current (less than 1nA) and the value of C1 (larger than 1pF ). Therefore, gm is
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only required to be constant within the signal range. Since the trans-conductance
is doubled and the total output noise does not change, the input referred noise
power is reduced by half. To increase the DC gain of the single stage amplier,
cascaded transistors ((MP3 and MP4, MN3 and MN4) are used. One drawback
of this structure is that due to limited voltage headroom, both input and output
the signal swing and linearity are degraded. However, both the designed input and
output voltage amplitude is less than 10mV , thus the signal swing requirement is
relaxed signicantly.
The trans-conductance of the OTA is estimated in Equation 7.2. Unlike tran-
sistors working in strong inversion region where the trans-conductance is dependant
on both sizing and bias current, the trans-conductance of transistors that work in
sub-threshold region is purely dependant on the bias current, which is given by














where n = 1:5 and V t = 26mV at 300K for rough estimation. Based on the noise
requirement, the power consumption of the OTA can be derived.
Since the amplier has only one stage, it's frequency response contains only
one dominant pole. With the gm value of around 2A=V , the bandwidth of trans-
conductance is more than 5MHz.
Since the trans-conductance amplier is a fully dierential circuit, hence com-
mon mode feedback (CMFB) is essential to adjust the output common mode to
ensure the amplier to work in saturation region. The conventional methods use
resistors to extract the output common mode, which takes large area to eliminate
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Fig. 7.4: Schematic of low power automatic amplitude control.
current starvation. The common mode feed back circuit is also shown in Fig. 7.3,
which is adopted from the work in [62]. The change of output signals Vo+ and
Vo  are converted to current and mirrored by current mirrors MP5  MP7 and
MP6  MP8. Then the current are added together at the output node of CMFB,
which is shown as
CMFB = ((Vo+   Vref )  A) + ((Vo    Vref )  A)
= A  (Vo+ +Vo    2Vref )
(7.7)
where A is the gain of the CMFB amplier. The above equation implies that the
dierential signal of Vo+ and Vo  cancel with each other, while the amplier
amplies the dierence between the common mode and Vref .
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7.3 Low power automatic amplitude control
The AAC circuit used in the high precision accelerometer system consists of
rectier, error amplier and loop lter, which consumes too much power. Thus, in
the low power accelerometer design, a simpler structure which has been reported
in [63] is applied, as shown in Fig. 7.4. Both MP1 and MP2 work in deep sub-
threshold region and they form a current mirror if the voltage follower is ignored.
The average gate voltage ofMP1 decreases along with the increase of the amplitude
of input, such that the average drain current can still be the same with Ibias. R2
and C3 form a rst-order low pass lter to suppress the oscillation signal. As a
result, the output DC current is a function of the amplitude of input.
The resistors in [63] have very large values (approaching 1G
), which take very
large silicon area if implemented on-chip. The resistor values cannot be reduced
because they will change the load of MP1 and as a result reduce the amplitude to
current gain. Thus in this design, R1 is implemented using pseudo resistors; R2 is
reduced and a low power voltage follower is inserted to isolate the two stages. The
voltage follower does not have noticeable impact on MP1  MP2 current mirror.
7.4 Low power dierential-to-single-ended con-
verter
Fully dierential readout circuit has much better immunity against power sup-
ply interferences compared with single ended circuit. Nevertheless, the low power
AAC design is only suitable for single-ended operation due to the nonlinear amplify-
ing characteristic. Hence a dierential-to-single-ended (D2S) converter is necessary
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Fig. 7.5: Schematic of low power D2S converter.
to convert the dierential sensing signal into single-ended amplitude signal. In ad-
dition, it also serves as a buer amplier between the readout circuit output and
test instruments.
The schematic of the D2S converter is shown in Fig. 7.5. Since the amplitude
of VG is less than 10mV , which is not in the optimal operation region of the AAC,
it is amplied by 50 times to around 500mV by the D2S converter. Meanwhile,
it also relaxes the noise requirement for measurement circuit. The D2S converter
uses two stages for amplication to reduce capacitor area and mismatch. The rst
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stage provides a gain of 10 and its input referred noise is 50nV=
p
Hz; while the
second stage provides a gain of 5 and convert dierential signal to single-ended.
7.5 Simulation Results
In this section, the simulation results of the building blocks of the ultra-low
power SOA are provided. All the results meet the design specications. Then, the
SOA is simulated in time domain to prove its functionality.
As the VGA based AAC circuit works in nonlinear region to detect the os-
cillation amplitude, the functionality can only be proven by transient simulation.
Sinusoidal signals with sweeping amplitudes are fed to the input of the AAC circuit,
then the transfer characteristic is shown in Fig. 7.6. The AAC circuit is simulated
with dierent biasing current from 20nA to 100nA. It shows that when the biasing
current is 20nA, the AAC circuit can provide an output current of 240nA to sustain
stable oscillation with an amplitude of 214mV .
The transient simulation result of the ultra-low power SOA is shown in Fig.
7.7. Since the original Q of the MEMS sensor is 30; 000, the computation time
takes days, thus the Q is set to 6; 000 to reduce computation time. The waveforms
shown are VD and VG of the OTA, the outputs of D2S and buer, and total current.
The oscillation starts at around 0:3s and stabilizes after 1s. The total current
starts from a value that approaches 100A, and stabilizes at around 11:3A. The
phase noise performance of the oscillation signal is estimated by the phase noise
simulation result in Fig. 7.8. The phase noise is  69dBc=Hz around 100mHz,
which implies that the frequency noise oor is 200uHz=
p
Hz and the equivalent
acceleration noise oor is 1:3ug=
p
Hz (SF = 150Hz=g for one channel). The
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bandwidth is around 6Hz, thus in practice the bandwidth will be slightly smaller
than 1Hz for Q of 30; 0000.
Table 7.1: OTA PERFORMANCE SUMMARY
At stabilization, current consumption = 2:4A
Open-loop gain 128:4dB @25kHz




Phase shift 3:2deg @25kHz
Oscillation start-up, current consumption = 24A
Open-loop gain 144:7dB @25kHz




Phase shift 4:2deg @25kHz
Table 7.2: D2S PERFORMANCE SUMMARY
Mid-band gain 44:9dB




Table 7.3: AAC PERFORMANCE SUMMARY
Output current (stable oscillation) 240nA
Stable oscillation amplitude 214mV
Current consumption 380nA
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Fig. 7.6: AAC output current/oscillation amplitude curve simulation.
Fig. 7.7: Ultra-low power SOA transient simulation.
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8.1 High performance SOA measurement results
The readout circuit chip is implemented in a standard 0:35m CMOS process
and the chip-micrograph is shown in Fig. 8.1 (a). The area of the chip including
pads is 6mm2. The micrograph of the MEMS sensor is shown in Fig. 8.1 (b). The
MEMS sensor and CMOS interface circuit are mounted on PCB and connected
via bonding wires. The core blocks of the SOA are rstly tested separately to
ensure that they all satisfy the design requirements. Then the entire SOA is tested
to obtain the acceleration performances. The overall system consumes 4:37mW
under a 1:5V supply.
8.1.1 Front-end Amplier
Fig. 8.2 (a) shows the test setup for frequency response of front-end TIA.
The MEMS sensor is dis-mounted and replaced by a 0.5pF coupling capacitor Cin.
100
CHAPTER 8. Measurement Results
Fig. 8.1: Chip-micrograph of (a) the CMOS interface and (b) MEMS sensor.
The AC coupling method does not disturb the DC bias of the input of TIA. The
measured frequency response is plot in Fig. 8.3. The trans-impedance gain at
21kHz is 44:5M
 and the passband is from 0:5Hz to 350kHz. The phase shift at
21kHz is less than 2:5.
Fig. 8.2 (b) shows the test setup for noise performance of front-end TIA.
Cin is now treated as dummy loading of MEMS sensor. An o-chip anti-aliasing
lter with cut-o frequency of 200kHz is added after the buer. Fig. 8.4 shows the
output voltage noise. At 21kHz, the noise density is at and equal to 300nV=
p
Hz,
which is higher than the simulation value of 210nV=
p
Hz. The corresponding input
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Fig. 8.2: Experiment setup for (a) frequency response and (b) noise performance of TIA.
8.1.2 Frequency measurement
The frequency measurement circuit is rstly tested alone to ensure that its
noise is below the targeted noise of SOA. The digital output is connected to the
FPGA which performs ltering and decimation (down-sampling factor of 1024).
The input is a 24kHz square with amplitude of 0.75V and white phase noise of
 104dBc=Hz; while the clock is a 16:5MHz signal with white phase noise of
 135dBc=Hz from the FPGA. The data rate of the output is 3kHz. The frequency
noise PSD of the output of FDC is shown in Fig. 8.5. The frequency noise density
at 1Hz is 0:45g=
p
Hz, which is slightly better than the targeted specication of
1g=
p
Hz of the SOA. This guarantees that the noise from the digital frequency
measurement circuit does not deteriorate the SOA performance.
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Fig. 8.3: Measured TIA frequency response.
Fig. 8.4: Measured TIA output voltage noise spectrum.
8.1.3 MEMS accelerometer
The sensor is mounted on a rotation table with the rotational acceleration
changing from 0g to 20g. Then it is reversely installed to test  20g to 0g. The
maximum full scale range that the MEMS sensor can measure is around 50g, but
the linearity drops signicantly beyond 20g. The frequency output of the MEMS
accelerometer, which is the frequency dierence between the two channels, is plot
in Fig. 8.6. The scale factor is calculated to be 280Hz=g. The nonlinearity in
the full scale range range is 1:8%. With scale factor available, the frequency noise
performance of the oscillator output can then be translated into acceleration noise
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Fig. 8.5: Equivalent acceleration noise PSD of measured frequency measurement circuit frequency
noise.
performance.
The acceleration equivalent noise PSD is measured from both analog and digi-
tal outputs. The experiment setup for noise performance is shown in Fig. 8.7. The
analog output is measured by a low noise frequency measurement circuit imple-
mented by discrete components, which consists of an anti-aliasing lter, an 18-bit
SAR ADC and a digital PLL implemented in FPGA. The output of the digital
frequency measurement circuit is connected to a FPGA develop to performance
ltering and decimation. The result is acquired by a data acquisition board.
The accelerometer is measured for more than 1000 seconds under zero input
acceleration. The objective of the noise spectrum measurement is to obtain the
white acceleration or frequency noise oor. The measurement period is not nec-
essary to be very long so far as the oor is exposed. Although the bias drift is
possible derived from the frequency noise spectrum theoretically, yet it is not prac-
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Fig. 8.6: Measured full scale range and scale factor of the MEMS accelerometer.
tical because of (i) complex noise components at low frequency such as temperature,
residual stress and icker noise and (ii) large number of points for FFT calculation.
Thus bias drift is usually characterized by calculating 1    standard deviation
and Allan Variance. Fig. 8.8 shows the measured acceleration noise PSD of both
analog and digital outputs. The measured acceleration noise oors of analog and





To obtain long term stability performance, the SOA is measured for 1 hour
under zeo input acceleration and the acceleration output is recorded. First-order
least mean square tting method is applied to the acquired data to extract the ratio
between the temperature coecients of the two resonators, r. The above process
is repeated for 8 times, such that the average ratio, r, is used for compensation.
The nal acceleration output after compensation is
ao = (fch1   r  fch2)=SF (8.1)
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Fig. 8.7: Experiment setup for noise performance of MEMS accelerometer.
where fch1 and fch2 are the frequencies of the two oscillators' outputs. Since the
temperature coecient ratio is used in the compensation, the actual temperature
accuracy in the calibration process is not important, as long as the outputs of
two channels are recorded at the same time. Once compensated, the temperature
change, appearing as common-mode interference, will be attenuated by the system
to rst-order.
The bias-stability and bias-instability are measured from both analog and
digital outputs. Fig. 8.9 (a) shows the measured acceleration outputs from analog
output for 1 hour. The bias-stability is calculated to be 4:13g by taking 1   
deviation. Fig. 8.9 (b) shows the Allan Variance plots. The bias-instability is
0:4g at an averaging time of 10 seconds, which indicates that the bias drift is
possible to achieve 0:4g in the case where temperature eects can be minimized.
Other the other hand, the measurement results from digital output are shown in
Fig. 8.10. The bias-stability is 13:2g and the bias-instability is 2g.
The performance degradation at digital output may be attributed to (i) com-
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Fig. 8.8: Measured acceleration noise PSD of both analog and digital output.
parator input referred noise induced phase noise in the waveform shaping block and
(ii) the noise aliasing during the waveform shaping since the comparator eectively
samples the wide-band noise from the front-end output. The exact cause of the
degradation will be investigated in future work.
Table 8.1 shows the performance comparison of the designed MEMS SOA with
prior art of both capacitive accelerometers and SOA. Compared with capacitive
accelerometers, this work achieves best bias-instability and comparable acceleration
noise oor while providing the largest full scale range. Compared with previous
SOAs, this work achieves one order of magnitude improvement in dynamic range.
It proves that SOA has the potential to replace capacitive accelerometers in high
performance navigation application.
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Fig. 8.9: Measured results of (a) the output under room temperature for 1 hour (3 measurements)
and (b) Allan variance (5 measurements) from analog output.
Fig. 8.10: Measured results of (a) the output under room temperature for 1 hour (3 measurements)
and (b) Allan variance (4 measurements) from digital output.
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Table 8.1: COMPARISON OF THE HIGH PERFORMANCE DESIGN WITH PRIOR ART
Comparison with high performance capacitive accelerometers
Parameter [11] [10] [1] [21] This
work
Mechanism Cap Cap Cap Cap SOA
Process (m) - 0.35 0.5 0.5 0.35
Supply (V) - 3.6 3 7 1.5
Full scale range (g) 15 1:15 0:5 1:2 20
Power (mW) 100 3.6 4.5 23 4.37
Bias instability (g) 1 13 8 18 0.4/21
Bias stability (g) 10 - - - 4.13/13.21
Noise oor (g=
p
Hz) 2 2 4 0.2 1.2/2.61
Readout
  SC SC SC CT interface
in FPGA       with AAC2
Comparison with high performance SOAs
Parameter [22] [27] [28] [23] This
work
Mechanism SOA SOA SOA SOA SOA
Process(m) 0.15 - - 0.35 0.35
Supply (V) 1.8 - - 3.3 1.5
Full scale range (g) 1 0:05 20 20 20
(design) (design)
Power (mW) 0.0216 - - 23.1 4.37
Bias instability (g) 1000 - 6 4 0.4/21
Bias stability (g) - - - - 4.13/13.21
Noise oor (g=
p
Hz) 360 0.15 - 20 1.2/2.61
Readout
Pierce FE with OSC with SC FE CT interface
OSC COMP PLL with AAC3 with AAC2
1from analog output/digital output
2multiplicative and additive icker noise identied and suppressed AAC
3chopper stabilized AAC
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Fig. 8.11: Chip-micrograph of the CMOS readout circuit.
8.2 Ultra low power SOA measurement results
The chip-micrographs of the MEMS sensor and readout circuit chip are shown
in Fig. 8.11. The structure of the MEMS sensor shares the same design with the
higher performance SOA, but with an increased full scale range at the expense of
a reduced SF. The readout circuit is implemented in a standard 0:35m CMOS
process. The readout circuit consists of two channels of sensing interface, output
buers and current bias circuit. The area of the chip including pads is 2:16mm2.
The overall system consumes 27W under a 1:8V supply.
The sensor is mounted on a rotation table with the rotational acceleration
changing from 0g to 30g. Then it is reversely installed to test  30g to 0g. The
frequency output of the MEMS accelerometer, which is the frequency dierence
between the two channels, is plot in Fig. 8.10. The scale factor is calculated to
be 190Hz=g. The nonlinearity in the full scale range range is 26ppm. After the
scale factor is available, we can translate the frequency noise performances into
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Fig. 8.12: Measured full scale range and scale factor of the MEMS accelerometer.
acceleration noise performances.
The pierce oscillator circuit is rstly tested in open-loop conguration to ensure
all functionalities are correct. We rst test the OTA and AAC circuits. The inputs
of OTA are connected to 20kHz sinusoidal signals from waveform generator. The
output of the OTA is sampled by NI-DAQ (National Instruments - Date Acquisition
Board). The measured result of the gain of the OTA is shown in Fig. 8.13. Since
the output of the AAC circuit is determined by the amplitude of the signal, and it
controls the gain of the OTA, the negative relationship between the gain and the
input amplitude is as expected.
With the same setup, FFT is performed to the measured output of the D2S
and is then converted to PSD plot, as shown in Fig. 8.14. The input referred noise
of the D2S around 20kHz is 50nV=
p
Hz, which is close to design value.
Then the oscillator circuit is measured in closed-loop conguration. The out-
put of the D2S is connected to an o-chip frequency measurement circuit. The
SOA is measured for 1hour with output data rate of 380Hz. The acceleration
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Test result of Gm in openloop
Fig. 8.13: Measured gain of the OTA with dierent input amplitudes.
in the acceleration noise PSD in Fig. 8.16.
The 1   standard deviation of the acceleration output in Fig. 8.15 is calcu-
lated to be 23g. The Allan Variance of the same output data is calculated and
plot in Fig. 8.17. The bias-instability achieves 4g, which indicated the best bias
drift the SOA can achieve. The performance summary of the ultra-low power SOA
is summarized and compared with the other W accelerometer works in Table 8.2.
The cause of the degradation of the noise performance of the ultra-low power
SOA may be due to the fact that (1) the loop gain transfer function is cascade
of integrators and thus no attenuation of low frequency noise and (2) there is no
icker noise attenuation in the AAC circuit, which makes A-S eect induced 1=f 3
phase noise to be high.
The ultra-low power SOA design shows the exibility and capability of SOA
in low power portable navigation applications. Since this design is optimized for
power consumption, the noise performance is not as good as the high performance
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Fig. 8.14: Measured output noise of the D2S.
SOA design. Nevertheless, comparing with the noise performance of other low
power accelerometers, this design still shows a signicant improvement.
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Fig. 8.15: Measured acceleration output of the SOA.
Fig. 8.16: Measured acceleration noise PSD of the SOA.
Fig. 8.17: Measured Allan Variance of the SOA.
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Table 8.2: COMPARISON OF THE ULTRA-LOW POWER DESIGN WITH PRIOR ART
Parameters [64] [22] This work
Mechanism Capacitive SOA SOA
Process(m) 0.25 0.15 0.35
Supply (V ) 1.2 1.8 1.8
Power (W ) 25.44 21.6 27
Full scale range (g) 4 1 30
Bias instability (g) 470 2000 4
Bias stability (g) - - 23
Noise oor (g=
p
Hz) 1100 360 10
Relative bias instability (ppm) 58.75 1000 0.067
Relative noise oor (ppm=
p
Hz) 137.5 180 0.167
Readout OL SC Pierce Pierce oscillator
interface oscillator1 with AAC2
1Use pseudo-resistor with nonlinear gain for amplitude control
2Nonlinear amplier based AAC circuit
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Conclusion and Future Work
9.1 Conclusion
In this thesis, the phase noise model of the SOA which combines A-S eect
and LTI model is proposed. The model precisely explains the phase noise contribu-
tions in both 1=f 3 and 1=f 2 regions. A-S eect describes that the 1=f amplitude
noise can be converted to 1=f 3 phase noise through the nonlinearity of the MEMS
resonator. LTI model explains the translation from MEMS and circuit thermal to
1=f 2 phase noise.
Based on the phase noise model, two SOAs are designed:
1) The high performance SOA is focused on the optimization of 1=f 3 phase noise.
The noise model in amplitude path is proposed and all the noise contributions
are investigated. By classifying 1=f noise impacts to additive and multiplicative
components, and applying corresponding circuit techniques in all the blocks in
the AAC circuit, the 1=f noise in the amplitude path is minimized and as a re-
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sult the 1=f 3 phase noise is improved. Together with the oscillator circuit, this
design also proposes a frequency measurement circuit which is based on time-
domain FDC for interface purposes. The FDC uses a new method to analyze
the noise performance and noise requirement of clock to prevent deterioration
of acceleration noise performance. The SOA achieves state-of-the-art noise per-
formance of 4:13 and 13:2g bias stability, 0:4 and 2g bias instability, 1:2 and
2:6g=
p
Hz noise oor of from analog and digital outputs while providing the
largest full scale range of 20g.
2) The ultra-low power SOA is concentrated on optimizing power consumption to
W range. Pierce oscillator circuit is employed and modied to achieve both
low power consumption (27W ) and high linearity. A VGA based amplitude
detector is used to detector oscillation amplitude, and buer is added to deal
with the leakage current problem in the original design. The readout circuit
is implemented in deep sub-threshold region for low power consumption and
largest gm=Id ratio. Due to reduced scale factor (in order to obtain larger
full scale range of 30g) and compromise between power and noise, the SOA
achieves 23g bias stability, 4g bias instability and 10g=
p
Hz noise oor,
which advances the state-of-the-art noise performance of ultra-low power SOA
by an order of magnitude.
The two designs prove that SOA is able to achieve similar or better noise
performance compared with mainstream capacitive accelerometers. Meanwhile, it
is able to provide much larger full scale range. Combining the two features, it is
believed that SOA can become a better replacement of capacitive accelerometers
in navigation applications.
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Fig. 9.1: System block diagram of the oscillator circuit of high performance SOA.
9.2 Contribution
The contributions of this thesis are summarized as follows:
1) This thesis proposes a phase noise model that combines both A-S eect and LTI
model to precisely analyze the phase noise contributions in both 1=f 3 and 1=f 2
regions. The phase noise model also provides guidelines to achieve optimum
acceleration noise performance.
2) Based on the phase noise model, a high performance SOA is proposed. The
system block diagram is shown in Fig. 9.1 with the focusing blocks in black.
This design is focused on the optimization of 1=f 3 phase noise. The noise model
in amplitude path is proposed. By classifying 1=f noise impacts to additive and
multiplicative components, and applying corresponding circuit techniques, the
1=f noise in the amplitude path and the 1=f 3 phase noise are improved.
3) In the high performance SOA, this design also proposes a frequency measure-
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Fig. 9.2: System block diagram of the pierce oscillator circuit of the ultra-low power SOA.
ment circuit which is based on time-domain FDC for interface purposes. The
FDC uses a new method to analyze the noise performance and noise requirement
of clock to prevent deterioration of acceleration noise performance.
4) This thesis also proposes an ultra-low power SOA. The system block diagram
is shown in Fig. 9.2. Modications are made on the pierce oscillator and the
VGA based amplitude detector for lower power consumption, better linearity
and more robustness.
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9.3 Future Work
In the high performance SOA design, we mainly focused on the 1=f 3 and
1=f 2 phase noise. We also discussed the white phase noise, which limits the noise
bandwidth of the SOA. The measured bandwidth was several times smaller than
the design value, we believed that the degradation comes from the existence of
feed-through capacitance of the MEMS sensor, but the evidence is not concrete.
Thus further investigation of the contribution of white phase noise is needed.
Meanwhile, the on-chip frequency measurement circuit in the high performance
SOA only has rst-order noise shaping, which still requires a clock frequency of
around 15MHz. To reduce the quantization noise and the clock frequency as well
as the power consumption of the frequency measurement circuit, higher order noise
shaping FDC is therefore a logical next step.
On the other hand, in the ultra-low power SOA design, the power consumption
target is achieved. However, the icker noise in the frequency noise PSD is still
high, which limits the bias-instability and noise oor of the SOA. The icker noise is
highly possible from the AAC circuit in which there is no icker noise attenuation.
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